VLSI Architectures for Multitier Wireless Systems
نویسنده
چکیده
∗ This work was supported in part by Nokia Corporation, Texas Instruments, Inc., the Texas Advanced Technology Program under grant 1997-003604-044, and by NSF under grants NCR-9506681 and ANI-9979465. Abstract Next-generation computing systems will be highly integrated using wireless networking. The Rice Everywhere NEtwork (RENÉ) project is exploring the integration of WCDMA cellular systems, high speed wireless LANs, and home wireless networks to produce a seamless multitier network interface. We are currently developing a simulation acceleration testbed and a multitier network interface card (mNIC) consisting of DSP processors, custom VLSI ASICs, and FPGAs for baseband signal processing to interact with the various RF units and the host processor. This testbed will also allow us to explore high performance algorithm alternatives through computer aided design tools for rapid prototyping and hardware/software co-design of embedded systems.
منابع مشابه
Design of a novel congestion-aware communication mechanism for wireless NoC architecture in multicore systems
Hybrid Wireless Network-on-Chip (WNoC) architecture is emerged as a scalable communication structure to mitigate the deficits of traditional NOC architecture for the future Multi-core systems. The hybrid WNoC architecture provides energy efficient, high data rate and flexible communications for NoC architectures. In these architectures, each wireless router is shared by a set of processing core...
متن کاملMultitier Wireless Systems
∗ This work was supported in part by Nokia Corporation, Texas Instruments, Inc., the Texas Advanced Technology Program under grant 1997-003604-044, and by NSF under grants NCR-9506681 and ANI-9979465. Abstract Next-generation computing systems will be highly integrated using wireless networking. The Rice Everywhere NEtwork (RENÉ) project is exploring the integration of WCDMA cellular systems, h...
متن کاملA Routing-Aware Simulated Annealing-based Placement Method in Wireless Network on Chips
Wireless network on chip (WiNoC) is one of the promising on-chip interconnection networks for on-chip system architectures. In addition to wired links, these architectures also use wireless links. Using these wireless links makes packets reach destination nodes faster and with less power consumption. These wireless links are provided by wireless interfaces in wireless routers. The WiNoC archite...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کاملReal-time algorithms and architectures for multiuser channel estimation and detection in wireless base-station receivers
This paper presents algorithms and architecture designs that can meet real-time requirements of multiuser channel estimation and detection in future CDMA-based wireless base-station receivers. Sophisticated algorithms proposed to implement multiuser channel estimation and detection make their real-time implementation difficult on current Digital Signal Processor (DSP)-based receivers. A maximum...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 1999